A derivation of a serial-parallel multiplier
نویسندگان
چکیده
منابع مشابه
A Bit-Serial Word-Parallel Finite Field Multiplier
A high speed bit-serial word-parallel finite field multiplier using redundant basis is proposed. It has been shown that the proposed architecture has higher speed compared to the previously proposed hybrid architectures using the same basis while having moderate complexity. The hybrid architecture of the proposed design provides designer the ability to set the trade off between area and delay d...
متن کاملA low latency bi-directional serial-parallel multiplier architecture
A new bi-directional bit serial-parallel multiplication architecture is presented. The proposed structure is regular and modular, and requires nearest neighbour communication links only, which makes it more efficient for VLSI implementation. Furthermore, a judicious deployment of larches in the circuit ensures that the multiplier operates on two coefficients of the multiplicand at the same time...
متن کاملDesign and Kinematic Analysis of a 4-DOF Serial-Parallel Manipulator for a Driving Simulator
This paper presents the kinematic analysis and the development of a 4-degree-of-freedom serial-parallel mechanism for large commercial vehicle driving simulators. The degrees of freedom are selected according to the target maneuvers and the structure of human motion perception organs. Several kinematic properties of parallel part of the mechanism under study are investigated, including the inve...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Science of Computer Programming
سال: 1990
ISSN: 0167-6423
DOI: 10.1016/0167-6423(90)90086-s